| LIST | OF PRIOR APPLIO | ATTY, DOCKET NO. Intel-0044 | | APPLN. SERIAL NO. New U.S. Patent Application (0/7) | | | | |
|------------------------|--|--|--|---|-----------|-------------------|-------------|----|
| | (PTO- | | APPLICANT(S): Stephen TANG, Ali KESHAVARZI, Dinesh SOMASEKHAR, Fabrice PAILLET, Muhammad KHELLAH, Yibin YE, Shih-Lien LU, Vivek DE | | | | | |
| | | | | FILING DATE November 26, 2003 | | GROUP N/A 2827 | | |
| U.S. PATEN | T DOCUMENTS | | | | | | | |
| EXAMINER'S INITIALS | *PATENT NO. | *ISSUE DATE | *INVENTOR NAME | | CLASS | SUBCLASS | FILI DA | |
| | | | | | | | | |
| | | | | | ļ | | | |
| | | | | | ļ | <u> </u> | | |
| | | | | | ļ | | | |
| <u> </u> | | | <u> </u> | | L | <u></u> | | |
| | T | U.S. PATE | NT APPLICATI | ON PUBLICATION | <u> </u> | 1 | , | |
| | *PATENT APPLN. PUB. NO. | *PUB. DATE | API | PLICANT | CLASS | SUBCLASS | | |
| | | | | | | | | |
| | | <u>* </u> | U.S. PATENT APP | LICATIONS | L | <u></u> | l | |
| | *APPLN. | *FILING | | | Γ | | | |
| | NO. | DATE | *INVENTOR | | CLASS | SUBCLASS | | |
| | | | | | <u> </u> | | | |
| | 1 | F(| DREIGN PATENT (| OCUMENTS | L | | | |
| EXAMINER'S INITIALS | , okedaratent | | | · | | | Translation | |
| | PATENT NO. | PATENT NO. DATE | | UNTRY | CLASS | SUBCLASS | Yes | No |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | - | |
| OTHER | ART (Including A | Author, Title, | Date, Pertinen | t Pages, Publishe | er, Place | of Publicatio | n. Etc. |) |
| HA | ART (Including Author, Title, Date, Pertinent Pages, Publisher, Place of Publication, Etc.) S. Okhonin et al.; A SOI Capacitor-less IT-DRAM Concept; October 2001; pgs. 153-154; 2001 IEEE International SOI Conference | | | | | | | |
| | Charles Kuo et al.; A Capacitorless Double-Gate DRAM Cell; June 2002; pgs. 345-347; IEEE Electron Device Letters, Vol. 23, No. 6 | | | | | | | |
| 144 | Takashi Ohsawa et al.; Memory Design Using a One-Transistor Gain Cell on SOI; Nov. 2002; pgs. 1510-1522; IEEE Journal of Solid-State Circuits, Vol. 37, No. 11 | | | | | | | |
| | Takashi Ohsawa et al.; A Memory Using One-Transistor Gain Cell on SOI (FBC) with Performance Suitable for Embedded DRAM's; 2003 Symposium on VLSI Circuits Digest of Technical Papers | | | | | | | |
| HH | Takashi Ohsawa et al.; ISSCC 2002/ Session 9/ Dram and Ferroelectric Memories/ 9.1 | | | | | | | |
| EXAMINER | Itran | n Hoa | na D | ATE CONSIDERE | D 57 | 12/05 | | |

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.